


Necessary Information for PIC Programming

Pin Layout:



Configuration Word:

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u
CP	CP	CP	CP	CP	CP	CP	CP	CP	CP	PWRTE	WDTE	F0SC1	F0SC0	
bit13											bit0			

- bit 13-4 **CP:** Code Protection bit
 1 = Code protection disabled
 0 = All program memory is code protected
- bit 3 **PWRTE:** Power-up Timer Enable bit
 1 = Power-up Timer is disabled
 0 = Power-up Timer is enabled
- bit 2 **WDTE:** Watchdog Timer Enable bit
 1 = WDT enabled
 0 = WDT disabled
- bit 1-0 **FOSC1:FOSC0:** Oscillator Selection bits
 11 = RC oscillator
 10 = HS oscillator
 01 = XT oscillator
 00 = LP oscillator

Status Word:

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	$\overline{\text{TO}}$	$\overline{\text{PD}}$	Z	DC	C	
bit 7								bit 0

bit 7-6 **Unimplemented:** Maintain as '0'

bit 5 **RP0:** Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4 **$\overline{\text{TO}}$:** Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **$\overline{\text{PD}}$:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result


bit 0 **C:** Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant Bit of the result occurred


0 = No carry-out from the Most Significant Bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Program Memory:



File Register (Data Memory):









Instruction Set:

Mnemonic, Operands	Description	Cycles	14-Bit Instruction Word				Status Affected	Notes	
			MSb		LSb				
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.


- 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Logic Gates and Components:

<p>Logic AND</p> 	<table border="1"> <thead> <tr><th colspan="2">Input</th><th>Output</th></tr> <tr><th>A</th><th>B</th><th>A & B</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Input		Output	A	B	A & B	0	0	0	0	1	0	1	0	0	1	1	1	<p>Logic OR</p> 	<table border="1"> <thead> <tr><th colspan="2">Input</th><th>Output</th></tr> <tr><th>A</th><th>B</th><th>A + B</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Input		Output	A	B	A + B	0	0	0	0	1	1	1	0	1	1	1	1	<p>Logic XOR</p> 	<table border="1"> <thead> <tr><th colspan="2">Input</th><th>Output</th></tr> <tr><th>A</th><th>B</th><th>A ⊕ B</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Input		Output	A	B	A ⊕ B	0	0	0	0	1	1	1	0	1	1	1	0
Input		Output																																																									
A	B	A & B																																																									
0	0	0																																																									
0	1	0																																																									
1	0	0																																																									
1	1	1																																																									
Input		Output																																																									
A	B	A + B																																																									
0	0	0																																																									
0	1	1																																																									
1	0	1																																																									
1	1	1																																																									
Input		Output																																																									
A	B	A ⊕ B																																																									
0	0	0																																																									
0	1	1																																																									
1	0	1																																																									
1	1	0																																																									
<p>Logic NAND</p> 	<table border="1"> <thead> <tr><th colspan="2">Input</th><th>Output</th></tr> <tr><th>A</th><th>B</th><th>A & B</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Input		Output	A	B	A & B	0	0	1	0	1	1	1	0	1	1	1	0	<p>Logic NOR</p> 	<table border="1"> <thead> <tr><th colspan="2">Input</th><th>Output</th></tr> <tr><th>A</th><th>B</th><th>A + B</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Input		Output	A	B	A + B	0	0	1	0	1	0	1	0	0	1	1	0	<p>Logic NOT</p> 	<table border="1"> <thead> <tr><th>Input</th><th>Output</th></tr> <tr><th>A</th><th>A̅</th></tr> </thead> <tbody> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </tbody> </table>	Input	Output	A	A̅	0	1	1	0										
Input		Output																																																									
A	B	A & B																																																									
0	0	1																																																									
0	1	1																																																									
1	0	1																																																									
1	1	0																																																									
Input		Output																																																									
A	B	A + B																																																									
0	0	1																																																									
0	1	0																																																									
1	0	0																																																									
1	1	0																																																									
Input	Output																																																										
A	A̅																																																										
0	1																																																										
1	0																																																										

Latch (Flip-flop)


- Basic storage element in sequential logic that stores one bit of data
- Two stable states: 0 and 1
- Signal at D is stored in output Q if input E is 1



E/C	D	Q	Q̅
0	X	Q _{old}	Q̅ _{old}
1	0	0	1
1	1	1	0

Tri-state Buffer

- Output port assumes high impedance if input B is 0
→ Multiple circuits can share the same output line
- Output port C has value of input A if input B is 1



A	B	C
X	0	Z (high impedance)
0	1	0
1	1	1

Machine Code:

General Format of Each Line – :BB AAAA TT HHHH....HHH CC

- BB: Two digit hex byte count (number of data bytes on the line)
- AAAA: Four digit hex starting address of the data record
- TT: A two digit record type:
 - 00 Data record
 - 01 End of File record
 - 02 Segment Address record
 - 04 Linear Address record
- HH: Two digit hex data byte in low byte/high byte combinations.
- CC: Two digit hexadecimal checksum

Number of Instruction Cycles in Delay Loops:

- Single loop: $(k + 3) \cdot N$
- Two cascaded loops: $(k_1 + (k_2 + 3) \cdot N_2 + 5) \cdot N_1$